ABSTRACT A 10.5 nm silicon doped HfO 2 film is deposited and examined on three different bottom electrodes: a TiN electrode such as would be found in capacitive FeRAM, a lightly doped p-Si substrate as would be present in an FeFET, and an n+ Si electrode. The HfO 2 stack deposited on n+ silicon is shown to have a coercive voltage of 2.9 V compared to 1.9 V for the film deposited on TiN. This is shown to be due to a 1.2 nm oxide present at the HfO 2 /Si interface dropping 36% of the voltage that is applied to the ferroelectric film stack. An FeFET fabricated with the film shows a 0.55 V threshold voltage shift due to ferroelectric polarization charge for a maximum applied gate bias of 5 V. After accounting for non-zero flat-band voltages, a 5 V bias on the transistor gate is shown to correspond to a 5.3 (μC/cm 2 ) remnant polarization in the ferroelectric film. This corresponds with a theoretical maximum threshold voltage shift of 9.46 V, indicating that there is significant room for growth in FeFET performance if materials and processing challenges can be overcome.
I. INTRODUCTION
Since the discovery of ferroelectric behaviour in HfO 2 , there has been renewed interest in ferroelectric devices as a potential road forward in memory and logic technology, with the 2015 ITRS deeming research into these devices in need of additional resources [1] , [2] . One particular use case for ferroelectric HfO 2 is the ferroelectric transistor (FeFET), which was theorized in the 1950's but was not realized for many years due to compatibility issues with traditional ferroelectric perovskite materials such as lead zirconate titanate (PZT) and strontium bismuth tantalate (SBT) [3] , [4] . While significant progress is being made on the incorporation of perovskite materials in transistors using various buffer layers, FeFET devices fabricated using Si:HfO 2 and a SiON interfacial layer have now been demonstrated on a commercial 28 nm process with a write endurance of 10 5 cycles and data retention time >72 hours [5] , [6] .
Ferroelectric properties of HfO 2 can be modulated via several controllable process parameters, including: 1) Deposition technique (PVD vs ALD) [7] , [8] .
2) Dopant atomic radius and its effect on unit cell volume and bond lengths [9] , [10] . 3) Dopant percentage (ranging from 4-6% for Si up to 50% for Zr) [9] , [11] . 4) Anneal temperature and time, with hotter anneals typically offering improved remnant polarization [12] , [13] . 5) Stress from adjacent films, modulated by capping layer composition, thickness, and deposition technique as well as choice of substrate [14] - [16] . A sample of reported parameters shown in Figure 1 highlights the diversity that is achievable with HfO 2 , affording process designers a great deal of flexibility in tailoring the film to their specific use case. Many of the studies done on ferroelectric HfO 2 properties have been done with a metallic bottom electrode. While having symmetric metal electrodes makes it easier to examine the ferroelectric properties of the film, this is not the material stack that is present in many ferroelectric devices of interest. As noted by Lomenzo et al., [7] - [9] , [11] , [14] , [15] , [17] - [22] .
the ferroelectric properties of Si:HfO 2 are highly dependent on the choice of bottom electrode, with interfacial layers contributing to an increased operating voltage and decreased retention time. In their work, they discussed the bahaviour of Si:HfO 2 on germanium, tantalum nitride, and p+ silicon [16] . Another popular capping layer and bottom electrode that is used is titanium nitride (TiN). This work seeks to better inform future ferroelectric research efforts by investigating in detail the behaviour of Si:HfO 2 with a TiN capping layer on different metal and semiconducting bottom electrodes. Before investigating these different device stacks, however, we will review some of the theory behind ferroelectric films and devices.
II. THEORY
Ferroelectric films are differentiated from their dielectric counterparts by the presence of electrically polarizable domains that, unlike typical dipole polarization, retain their polarization state when bias is removed. The sum of the polarization charge of these domains after bias is removed is referred to as remnant polarization (P r ) while the electric field [voltage] required to switch a domain from one state to the other is the coercive field [voltage] (E c /V c ). The presence of a non-zero coercive field leads to the hysteresis effect commonly associated with ferroelectric and ferromagnetic films.
A. FERROELECTRIC HYSTERESIS MEASUREMENT
One of the simplest ways to measure ferroelectric hysteresis is through a dynamic hysteresis measurement. In this measurement, triangular voltage waveforms such as those pictured in Figure 2 are applied to the device under test and the resulting current response is measured. Pre-polarization pulses are used before each measurement pulse to ensure the domains are all oriented in a given direction during measurement. The measurement is done for switching both ways between states. The current from both switching measurements is then integrated over time to produce the charge vs. voltage behaviour that is plotted to give a typical hysteresis loop [23] .
The measured current contains data from three distinct current components: leakage, capacitive, and ferroelectric (see Figure 3) . The resistive leakage current can be measured separately in a leakage current measurement, which consists of an I-V measurement with a delay between voltage step and current measurement. This delay is chosen such that it is larger than several RC time constants, leading only to resistive current being measured. This data can then be subtracted from subsequent hysteresis measurement data for the sample, leaving the capacitive and ferroelectric currents. The hysteresis measurement is carried out with triangular waveforms such that dV dt is constant. The capacitive current, therefore, has constant magnitude related to measurement frequency (i c = C dV dt ) and switches sign based on the present direction of the sweep whereas the ferroelectric current presents itself as a spike around the coercive voltage, with the quality factor of the spike being related to the coercive field distribution of domains in the film, a (a property that can be examined via a first-order reversal curve measurement) 1 [25] .
1. This method is not without limitations -if operated over a large enough voltage range, some ferroelectric materials such as barium strontium titanate exhibit distinctly non-linear capacitance. While the voltages required for this non-linear behaviour are typically quite large (10-100 V) and beyond the region of domain switching, it is nevertheless something to keep in mind if utmost precision is required [24] .
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B. GATE STACK VOLTAGE ANALYSIS FOR MOSFETS
From applying Kirchoff's voltage law (KVL) and charge balance to the metal-oxide-semiconductor stack, it can be shown that the total voltage drop across the gate stack of an NMOS transistor is given by 
where
and φ m , χ s , E g , Q 0 , φ t , and n i are the metal work function, semiconductor electron affinity, semiconductor bandgap, effective oxide charge per unit area, thermal voltage, and semiconductor intrinsic carrier concentration, respectively. An expression for semiconductor charge can be derived by solving Poisson's equation for the channel (see [26] ) and is shown to be the following:
Knowing the process parameters used in device fabrication, it is possible to solve for φ f and V FB . Once these are known, the easiest way to solve the system is to plug in a range of s , solve for Q c , and then solve for the corresponding V GB . Once this is done, the gate oxide voltage drop can be found via Equation (1).
C. GATE STACK VOLTAGE ANALYSIS FOR MFIS FEFETS
In the ferroelectric devices analyzed, the voltage across the gate insulator is in reality dropped across both the ferroelectric film as well as any dielectric interfacial layer that may exist. Thus, Equation (1) becomes
where de and fe are the voltage drops across the corresponding dielectric and ferroelectric layers. Neglecting any interfacial charges between these two layers, the electric displacement in the gate stack is given by 
Applying this result to Equation (5) as well as the requirement of charge balance, an expression similar to Equation (1) is derived:
where C G is the capacitance per unit area of the entire gate stack and C fe is the capacitance per unit area of the ferroelectric layer only. This expression is analogous to that first derived by Miller and McWhorter for an MIFIS structure and can be used for any combination of ferroelectric and dielectric layers as long as there are no interfacial charges between gate layers [27] . If one desires to look at the voltage distribution between the ferroelectric and dielectric layers, Equation (6) can be applied to Equation (5) once s has been solved for. This results in the expression Figure 4 . An MFIS+ capacitor (S)TEM/EELS analysis sample was prepared using a focused ion beam with in-situ lift-out. The lamella was thinned with a 30 kV FIB down to 100 nm thickness, and then final polish milled with 5 kV to ≈30 nm. The EELS study was performed on a Hitachi HD-2300A STEM with a Gatan Enfina EELS spectrometer.
Ferroelectric hysteresis measurements were carried out using an aixACCT ferroelectric tester. Transistor testing was performed using an HP 4145B parameter analyzer. Capacitance for the MFM samples was extracted via C-V measurement on an aixACCT tester. MFIS samples displayed significant leakage current, so capacitance was instead extracted using the Python-based Ferro package that was developed at RIT for ferroelectric analysis. This value was then compared against an expected capacitance calculated from the TEM data.
IV. RESULTS AND DISCUSSION

A. CAPACITIVE ANALYSIS OF THE GATE STACK
The Ferro package, available for download and development collaboration on the open-source code repository GitHub, offers many functions for ferroelectric data visualization and analysis, with a summary of currently implemented capabilities shown in Figure 5 and an extensive description given in [17, Ch. 3] . For capacitive analysis of the MFIS+ structures, measurement data in TSV format was first imported into ferro as a HysetresisData object, where parameters such as sample dimensions, frequency, and temperature were defined. Leakage current was then subtracted from device measurements before further capacitive analysis was performed. To calculate capacitance, the Ferro package takes data from hysteresis measurements of a sample at several frequencies and calculates a best fit line to the non-switching capacitive current plotted vs. dV dt , the slope of which defines capacitance as discussed in Section II-A [28] .
In order to get a good estimate of capacitive current, hysteresis measurements of MFIS+ devices were carried out at frequencies ranging from 100 to 1000 Hz in 100 Hz increments ( Figure 6 ). The capacitive current component extracted from this data is shown in Figure 7 . This procedure was repeated on the die for the other available capacitor sizes and the capacitance per unit area of all devices plotted vs. capacitor perimeter as seen in Figure 8 . This allowed 528 VOLUME 6, 2018 for an extraction of true capacitance per unit area for the devices, removing any fringe capacitance effects caused by differences in device perimeter. This resulted in a measured capacitance of 1.12 μF cm 2 for the film stack. A cross-sectional TEM of the fabricated MFIS device stack is shown in Figure 9 , with EELS analysis confirming the presence of an interfacial oxide between the ferroelectric layer and the substrate. Using TEM-derived thicknesses data along with the measured relative permittivity of 18.5 for the ferroelectric film in the MFM structure, it is possible to calculate the stack capacitance as the series combination of silicon dioxide and hafnium dioxide capacitors. Such an analysis results in a value of 1.04 μF cm 2 . This is within 10% of the electrically measured value, indicating that Ferro provides a reasonably accurate capacitance extraction from P-V data when TEM or C-V data is not available. Additionally, this TEM thickness data can be used to calculate a value of 1.77 for the ratio ( t fe de t de fe ) in Equation (11) . This indicates that the bias-dependent voltage drop in the ferroelectric due to linear polarization is 1.77 times de . Said another way, the interfacial oxide results in roughly 36% of the applied voltage being dropped across the SiO 2 rather than the ferroelectric HfO 2 . This results in a higher operating voltage being required to achieve ferroelectric switching, increasing the apparent coercive voltage of the ferroelectric film by 1.52x. This is highlighted in Table 1 and Figure 10 , where the two hysteresis curves are compared and found to have apparent coercive voltages of 1.9 and 2.9 respectively -exactly the difference that is expected based on the presence of the underlying oxide film. This figure also shows a difference in dielectric capacitance (linear slope of the polarization) and remnant polarization between the samples. This change in remnant polarization is due to a sub-saturated hysteresis resulting from a lower bias voltage and the presence of a non-zero flatband voltage in the MFIS+ sample (a topic that will be analyzed in detail in Section IV-B). The MFIS+ sample was intentionally not tested at 6 V due to the higher propensity for the sample to break down due to the greatly increased leakage current passing through the capacitor (15.4
μA cm 2 at 1 V applied vs. 0.4 μA cm 2 for the MFM sample shown). This leakage current is highly variable from device to device. For example, an identically processed MFM capacitor from the same lot as the one shown had a leakage current six times larger than its peer. This variability points towards a defect-related phenomenon (perhaps related to the gate stack dry etch) that can be reduced through future improvements in the fabrication process used. This is especially likely given that the polycrystalline nature of these films offers ample opportunities for leakage current to travel via grain boundaries [29] .
B. FEFET DEVICES
FeFETs fabricated with the analyzed ferroelectric film showed a memory window of approximately half of a volt with an average subthreshold swing over fifty cycles of 112 to 131 mV/dec for the low-V T (positive polarization) or high-V T (negative polarization) state respectively. In order to measure these characteristics, the ferroelectric transistor underwent a series of gate voltage sweeps from −1 to 2 V with the drain voltage set at 0.1 V. This was done so as to invert the semiconductor without disturbing the state of the ferroelectric film. Between each sweep, the drain was grounded and the gate was biased at a V write of either −3.5 or 4.5 V for 10 ms to switch the state of the ferroelectric film. The gate voltage profile for one measurement cycle is shown in Figure 11 . The typical behaviour over fifty cycles of a fabricated FeFET is shown in Figure 12 .
In order to better understand the distribution of voltages in the gate stack of the FeFET, the semiconductor surface potential was modeled using the equations derived in Section II-C, assuming zero ferroelectric polarization and using the experimental parameters given in Table 2 . The results of this simulation, shown in Figure 13 give a surface potential of 0.96 V in inversion at 5 V positive bias, and −0.35 V in accumulation at −5 V bias. The presence of ferroelectric polarization charge will then shift the s profile to the left and right, with an ideal FeFET having a shift in both directions equal to P fe C fe as given by Equation (8) . As a lightly doped semiconducting layer complicates dynamic hysteresis measurements for the FeFET devices, ferroelectric switching properties were instead studied via I D − V G sweeps. Sweeps were carried out as described previously for the 50 cycles measurement (Figure 11 ), but with variable bias voltage V write to discern at which programming voltages the threshold voltage (and thus, the state of the ferroelectric) changed. For the purpose of this test, threshold voltage was defined as the point at which the transistor reached a drain current of 10 −8 A. For one set of sweeps, the positive V write was fixed at 5 V and the negative V write was swept from −2 to −4 V. After that, the negative V write 530 VOLUME 6, 2018 was fixed at −4 V and the positive V write swept from 2 to 5 V. The resulting measured threshold voltages for the two ferroelectric polarization states, seen in Figure 14 , show a V T shift, and thus ferroelectric switching, beginning around −2.5 V and leveling off at −3.4 V for a positive V write of 5 V. For a fixed −4 V V write , the positive polarization state is still switching up to a 4.8 V positive V write (and would likely continue switching beyond that), indicating that the total polarization of the film is being limited by the upper limit of the measurement sweep. This measurement indicates that a V GB of 5 V and −3.4 V result in a voltage of equal and opposite magnitudes across the ferroelectric film, an asymmetry that will be discussed in detail in Section IV-C. A curious effect is seen in Figure 14a when negative switching biases below the coercive voltage of the ferroelectric are applied. In this case, the threshold voltage of the positive polarization state increases above that of the negative polarization state -the opposite of what would be expected. This behaviour is in line with what would be expected due to varying parasitic charges, indicating potential charge trapping in these devices.
C. FERROELECTRIC SWITCHING ANALYSIS
As noted by Miller and McWhorter, there are often nonswitching layers in ferroelectric films near interfaces that do not contribute to polarization charge [27] . With the interfacial oxide well characterized and a maximum threshold voltage of 0.55 V (for gate biases up to a magnitude of 5 V) well established, it is possible to use the derived Equation (10) to calculate an effective fraction of the ferroelectric film that is contributing polarization charge. From this equation, the total threshold voltage shift, V T , should be equal to
, where C sw is the capacitance of the switching ferroelectric layer. As the threshold voltage is known from experimental devices, the only thing that is needed is a detailed understanding of the remnant polarization that can be achieved at the bias voltages used during FeFET operation. Once this is known, an effective C sw can be calculated based on the remnant polarization value at the experimentally demonstrated biases required to change the threshold voltage of the transistors. Comparing this calculated capacitance to the capacitance extracted previously for the ferroelectric film as a whole, one can calculate an effective fraction of the thickness that is contributing to switching (f switching ), where 1 indicates a C fe equal to that measured in the MFM stack as a whole and 0 indicates an infinitesimally small switching layer and thus an infinitely large capacitance. The mathematical description of this process is shown in Equation (13):
To get a picture of the remnant polarization that is present in the film stacks as a function of maximum applied voltage, a fresh 100×100 μm MFIS+ capacitor underwent hysteresis measurements with voltage amplitudes starting at 0.5 V and increasing by 0.25 V up to a max value of 4.5 V. At each voltage the film underwent 100 wake-up cycles before a hysteresis measurement was taken at 100 Hz, with the results plotted in Figure 15 . In examining this data, it is evident that there is a difference in ferroelectric material behaviour in the positive and negative directions. This effect is due to the fact that the MFIS+ stack is asymmetric and has a non-zero flat-band voltage, with the voltage gap between these two polarization curves (0.35 V) being twice the bias voltage (V FB ) of the system [25] .
Unlike the MFIS+ capacitors, the fabricated FeFETs contain p-type silicon rather than n+ silicon as the bottom electrode. The bias voltage for these devices can be similarly calculated by taking two voltages of known equal polarization charge. This is where the results shown in Figure 14 are of importance. As discussed earlier, threshold voltage shift of the FeFET devices was limited by the maximum applied positive voltage, with a 5 V applied V write+ and a −3.4 V V write− resulting in an equivalent magnitude fe in the experimental devices. Knowing this, the Q 0 /C ox term in the flat-band voltage is varied and Equation (5) Q 0 /C ox = 0.68 V and a V FB = 0.366 V. A detailed analysis of the source of these charges will be carried out in future devices once process improvements have decreased leakage current, enabling Capacitance-Voltage analysis [30] .
With bias voltages of both the capacitors and FeFETs known, it is finally possible to plot the capacitor polarization wake-up data as a function of true voltage across the ferroelectric and insulating layers (with the effect of V FB removed) and compare this directly with the voltages present in the transistors (including V FB and s ). This is shown in Figure 16 and results in a solution to the original question of how much polarization charge is actually being switched in the transistors. The answer, for these devices, is 5.3 μC cm 2 . For such a polarization charge, the maximum threshold voltage shift that could be expected according to Equation (10) is 9.46 V. This corresponds to an effective switching fraction of 0.058 (5.8%) for an experimental threshold voltage shift of 0.55 V. To say for certain whether or not this entire difference in threshold voltage shift is due to non-switching layers in the film is left for future study. What can be said, however, is that there remains considerable room for improvement in FeFET device performance for transistors based on ferroelectric HfO 2 thin films.
Beyond improving the effective switching fraction of the ferroelectric film, the threshold voltage shift in a FeFET can be maximized by choosing a flat-band voltage that give minimal bias field in the ferroelectric layer for voltages of operation. For example, a V FB of −0.43 V for experimental devices would give an equal magnitude voltage across the ferroelectric film for |V write | = 5 V, improving the attained remnant polarization to 11.9 μC cm 2 and resulting in a 1.23 V threshold voltage shift -a 0.68 V increase 2 (see Figure 17 ).
V. CONCLUSION
The physical impact of bottom electrode on ferroelectric film performance has been explored, with a drastic decrease in apparent ferroelectric behaviour when deposited on silicon being explained by the presence of a 1.2 nm interfacial oxide dropping 36% of the applied voltage. Capacitive analysis of the ferroelectric on insulator stack was undertaken using cross-sectional TEM data and measured permittivities for the two separate films. This was confirmed to be in relatively good agreement with the value of 1.1 μF/cm 2 extracted from electrical test data using the Ferro package.
The ferroelectric on semiconductor stack was then examined in a transistor, where it was found to give a threshold voltage shift of approximately half a volt. The voltage seen by the ferroelectric film in such a device was de-embedded 2. Of course, such an improvement can only be gained if the ferroelectric film is not already saturated. For sufficiently large write voltages, the film will reach a saturated polarization state despite a bias voltage being present.
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VOLUME 6, 2018 by modeling the voltage drop across the semiconductor channel. Finally, remnant polarization in the ferroelectric film as a function of maximum applied voltage was studied, with flat-band voltages being extracted from this and transistor data, allowing for direct comparison of the two devices and extraction of the 5.3 μC cm 2 remnant polarization being switched in experimental measurements of the MFIS transistors. This results in a theoretical maximum threshold voltage shift of 9.46 V for the FeFET device, indicating that there is ample room for future improvements in device performance for a given polarization value. Furthermore, it was shown that the devices were operating far short of the saturated polarization limit, meaning that flat-band voltage tuning and/or higher programming biases, achieved through reduction of leakage current and increased film stability, would allow for significantly wider memory windows.
